

Figure 6-1. Structure of a Task

31		15	0	
I/O Map Base /	Address		Т	100
		LDT Segment Selector		96
		GS		92
		FS		88
		DS		84
		SS		80
		CS		76
		ES		72
EDI				68
ESI				64
EBP				60
ESP				56
EBX				52
EDX ECX				48
				44
EAX				40
EFLAGS				36
EIP				32
CR3 (PDBR)				28
		SS2		24
ESP2				20
		SS1		16
ESP1				12
		SS0		8
	ES	P0		4
		Previous Task Link		0

Reserved bits. Set to 0.

Figure 6-2. 32-Bit Task-State Segment (TSS)

TSS Descriptor								
З	1	24 23 22 21 20 19 10	5 15 14 13 12 11 8	7 0				
	Base 31:24	G 0 0 A Limit L 19:16	P P F Type L 0 1 0 B 1	Base 23:16	4			
З	31 16 15							
	Base A	Address 15:00	Segment Limit 15:00					

- AVL Available for use by system software
- B Busy flag
- BASE Segment Base Address
- DPL Descriptor Privilege Level
- G Granularity
- LIMIT Segment Limit
- P Segment Present
- TYPE Segment Type



Figure 6-4. Task Register



Figure 6-5. Task-Gate Descriptor



Figure 6-6. Task Gates Referencing the Same Task



Figure 6-7. Nested Tasks



Figure 6-8. Overlapping Linear-to-Physical Mappings