#DB 1 **RESERVED** Fault/ Nο For Intel use only. Trap 2 NMI Interrupt Interrupt No Nonmaskable external interrupt. 3 #BP Breakpoint No INT 3 instruction. Trap

Table 5-1. Protected-Mode Exceptions and Interrupts

Fault

Fault

Fault

Fault

Fault

Fault

Fault

Fault

Fault

Abort

Fault

Interrupt

4. This exception was introduced in the Pentium processor and enhanced in the P6 family processors.

Type

Error

Code

Nο

No

Yes

Nο

Yes

Yes

Yes

Yes

Yes

No

No

Yes (Zero)

Nο

Nο

loads.

protection checks.

instructions<sup>5</sup>

instruction.

Any memory reference.

x87 FPU floating-point or WAIT/FWAIT instruction.

Any data reference in memory.3

Error codes (if any) and source are model dependent.4

SSE/SSE2/SSE3 floating-point

External interrupt or INT n

(Zero)

Source

DIV and IDIV instructions.

Floating-point or WAIT/FWAIT instruction.

Floating-point instruction.<sup>2</sup>

Task switch or TSS access.

Loading segment registers or accessing system segments.

Stack operations and SS register

Any memory reference and other

Any instruction that can generate an exception, an NMI, or an INTR.

#OF Overflow Trap Nο INTO instruction. #BR **BOUND Range Exceeded** Fault No BOUND instruction. #UD Invalid Opcode (Undefined Fault No UD2 instruction or reserved opcode.1

Opcode)

Fault

Description

5 6

Divide Frror

Vector

No.

0

4

8

9

10

11

12

13

14

15

16

17

18

19

20-31

32-255

NOTES:

#DF

#TS

#NP

#SS

#GP

#PF

#MF

#AC

#MC

#XF

Mne-

monic

#DF

7 #NM

Device Not Available (No Math Coprocessor) Double Fault Abort

Coprocessor Segment

Segment Not Present

Stack-Segment Fault

(Intel reserved. Do not use.)

x87 FPU Floating-Point Error (Math Fault)

Alignment Check

Machine Check

Exception

SIMD Floating-Point

User Defined (Non-

reserved) Interrupts

3. This exception was introduced in the Intel486 processor.

5. This exception was introduced in the Pentium III processor.

Intel reserved. Do not use.

1. The UD2 instruction was introduced in the Pentium Pro processor.

2. IA-32 processors after the Intel386 processor do not generate this exception.

General Protection

Overrun (reserved)

Invalid TSS

Page Fault

Table 5-2. Priority Among Simultaneous Exceptions and Interrupts **Priority Descriptions** 1 (Highest) Hardware Reset and Machine Checks - RESET - Machine Check Trap on Task Switch - T flag in TSS is set


3	External Hardware Interventions
	- FLUSH
	- STOPCLK
	- SMI
	- INIT

- Debug Trap Exceptions (TF flag set or data/I-O breakpoint)

Traps on the Previous Instruction

- Breakpoints

Table 5-2. Priority Among Simultaneous Exceptions and Interrupts (Contd.)		
Priority	Descriptions	
5	External Interrupts - NMI Interrupts - Maskable Hardware Interrupts	
6	Code Breakpoint Fault	
7	Faults from Fetching Next Instruction - Code-Segment Limit Violation - Code Page Fault	
8	Faults from Decoding the Next Instruction - Instruction length > 15 bytes - Invalid Opcode - Coprocessor Not Available	
9 (Lowest)	Faults on Executing an Instruction - Overflow - Bound error - Invalid TSS - Segment Not Present - Stack fault - General Protection - Data Page Fault - Alignment Check - x87 FPU Floating-point exception - SIMD floating-point exception	







Figure 5-2. IDT Gate Descriptors







Figure 5-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines



EXT	<b>External event (bit 0).</b> When set, indicates that an event external to the program, such as a hardware interrupt, caused the exception.
IDT	<b>Descriptor location (bit 1).</b> When set, indicates that the index portion of the error code refers to a gate descriptor in the IDT; when clear, indicates that the index refers to a descriptor in the GDT or the current LDT.
TI	<b>GDT/LDT</b> (bit 2). Only used when the IDT flag is clear. When set, the TI flag indicates that the index portion of the error code refers to a segment or gate descriptor in the LDT; when clear, it indicates that the index refers to a descriptor in the current GDT.
	31 3 2 1 0    Reserved   Segment Selector Index   T   D   X

Figure 5-6. Error Code